I posted the following question to an interesting article that I read a couple of days ago on EETimes. I wanted to capture the answer to my question because it was so wonderfully succinct and actually differentiated between two types of IP; something totally new to me.
As an embedded IP, Speedcore IP connectivity is the same as other integrated IP functions where there are wire connections on the die from the IP to the other functionality in the ASIC. The comment about wire-to-wire connection is to contrast the difference between the embedded FPGA IP and a standalone FPGA that connects to the ASIC through package-PCB-package connections.
- IP – Intellectual Property
- FPGA – Field Programmable Gate Array (erasable/re-writable logic blocks consisting of AND, OR, NOR, etc. logic gates)
- SoC – System on a Chip (CPU, memory, I/O, etc. all on a single chip)
- RTL – Register-Transfer Level (RTL is a high level software abstraction of an electronic circuit)
- GDSII – Graphic Database System II (contains the planar geometric shapes, text labels, and other information about the layout)
- RTL to GDSII – is the design flow that precedes tapeout (creation of the photomask), to the final lithography step
- ASIC – Application Specific Integrated Circuit (much like an FPGA except nonerasable. Also called custom silicon).
- Speedcore – is the product name